Delamination in patterned films  by Liu, X.H. et al.
International Journal of Solids and Structures 44 (2007) 1706–1718
www.elsevier.com/locate/ijsolstrDelamination in patterned ﬁlms
X.H. Liu *,1, M.W. Lane, T.M. Shaw, E. Simonyi
IBM TJ Watson Research Center, Yorktown Heights, NY 10598, United States
Received 20 April 2006
Available online 4 August 2006
Guest Editor: T. NakamuraAbstract
When the dielectric constant of an insulator in an interconnect is reduced, mechanical properties are often compro-
mised, giving rise to signiﬁcant challenges in interconnect integration and reliability. Due to low adhesion of the dielectric
an interfacial crack may occur during fabrication and testing. To understand the eﬀect of interconnect structure, an inter-
facial fracture mechanics model has been analyzed for patterned ﬁlms undergoing a typical thermal excursion during the
integration process. It is found that the underlayer pattern generates a driving force for delamination and changes the
mode mixity of the delamination. The implications of our ﬁndings to interconnect processes and reliability testing have
been discussed.
 2006 Elsevier Ltd. All rights reserved.
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To perform electronic functions, CMOS transistors are wired by multiple levels of metal lines that are con-
nected through vias from one level to another. The metal lines are insulated by dielectric. The fabrication of
the wiring is called back-end-of-line (BEOL) process, which builds the interconnect structures on top of tran-
sistors. An important gauge for BEOL performance is RC, which is the electrical resistance of the metal lines
times the capacitance of the wiring. By reducing RC the chip performance can be improved, the chip power
can be lowered and the cross talk between neighboring lines can be reduced. RC depends on the interconnect
structures and the materials used in BEOL. One way to reduce RC is by optimizing BEOL design and the
other is to adopt new materials. For many decades aluminum and oxide have been used for the conductor
and insulator, respectively. To reduce the resistance the microelectronics industry ﬁrst replaced aluminum with
copper (Edelstein et al., 1997, where BEOL has also been scaled to reduce capacitance), and then substituted
oxide with low dielectric constant (low-k) insulator to reduce capacitance.0020-7683/$ - see front matter  2006 Elsevier Ltd. All rights reserved.
doi:10.1016/j.ijsolstr.2006.07.023
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low-k dielectric (Edelstein et al., 2004). The introduction of low-k material into CMOS products has been
achieved by solving many fundamental problems in physics and chemistry. For many low-k dielectrics one
of the critical issues was the weak mechanical properties. In terms of the modulus, fracture toughness and
adhesion of low-k dielectric to other materials used in BEOL, low-k dielectrics have lower values than oxide.
They are tensile ﬁlms after deposition rather than compressive as with oxide, making them more susceptible to
cracking. Such a weakness in mechanical properties poses signiﬁcant challenges to copper/low-k integration
and BEOL reliability. As the industry is moving to reduce dielectric constant, for example, by incorporating
pores into the dielectric, the mechanical properties become worse. It is therefore important to understand the
basic issues regarding to mechanical stability of interconnect structures during integration and reliability
testing.
When a dielectric deposited on a silicon substrate is too fragile, it fails cohesively, resulting in channel
cracking. The mechanics of channel cracking has been studied extensively, as documented in the review by
Hutchinson and Suo (1992). Since then, many aspects that aﬀect the driving force have been published in lit-
erature, for example, the inelastic material behavior such as plasticity (Beuth and Klingbeil, 1996) and viscos-
ity (Suo et al., 2003), and the enhancement of the energy release rate due to the metal pattern (Ambrico et al.,
2002; Liu et al., 2004a,b).
When a blanket ﬁlm is deposited on a wafer with patterned ﬁlm, the energy release rate of channel cracking
is increased signiﬁcantly by the copper pattern underneath (Ambrico et al., 2002). Fig. 2 shows the intercon-
nect structure for which the enhancement of the energy release rate has been calculated and veriﬁed by exper-
iment (Liu et al., 2004a,b). The energy release rate G has been normalized by G0, the driving force for a blanket
low-k ﬁlm directly on silicon substrate. It is clear in Fig. 3 that the energy release rate depends on the width of
the gap between the copper pads. At some gap spacing the energy release rate attains a maximum that can be
an order higher than the case without a patterned underlayer.
When adhesion of low-k dielectric to other materials in BEOL is too low, delamination can occur at the
interfaces. Many unit processes of BEOL fabrication, such as ﬁlm deposition of low-k dielectric, involves high
temperature. At room temperature the BEOL multiple levels of interconnect structures have residual stress
due to the thermal expansion mismatch, elastic mismatch and complicated wring. The energy release rate
for a channel crack is sensitive to the underlayer pattern as described before. It is of interest to understand
whether an interracial cracking depends on the underlayer metal pattern or not. In the reliability test of
thermal cycling a packaged chip undergoes temperature cycles to determine if it can pass a number of cyclesFig. 1. Copper and low-k interconnect structures in IBM CMOS microprocessor (Edelstein et al., 2004).
Fig. 3. Energy release rate for a channel crack in Fig. 2 with h = h1 = w = 1 lm and h2 = 0.5 lm (Liu et al., 2004a,b).
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Fig. 2. Channel crack in a ﬁlm on patterned underlayer.
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ing in the test. In this paper a fracture mechanics model is analyzed to study the eﬀects of BEOL patterns on
the energy release rate for delamination, aiming to resolve the above questions for copper/low-k integration
and reliability testing.
2. Interfacial fracture mechanics
Interfacial fracture mechanics has been well established in the 1990s both theoretically and experimentally.
It is a classical problem in fracture mechanics that was re-ignited by interest in modern engineering applica-
tions, in particular the microelectronics industry. Here we only outline the concepts and the results that will be
used in our discussion. The reader may refer to the review articles for more detail (Rice, 1988; Shih, 1991;
Hutchinson and Suo, 1992).
Fig. 4 shows the notation for an interface crack between materials 1 and 2. The elastic constants are the
Young’s modulus E and Poisson’s ratio m with a subscript 1 and 2, respectively, for each material. The stress
ﬁeld in the crack tip region can be represented asymptotically by the following form:rij ¼ Re½Kr
ieﬃﬃﬃﬃﬃﬃﬃ
2pr
p ~rIijðh; eÞ þ
Im½Krieﬃﬃﬃﬃﬃﬃﬃ
2pr
p ~rIIij ðh; eÞ: ð1Þ
Fig. 4. Interface crack and notation.
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stress. Re and Im are the real and imaginary part of the complex arguments, and r and h are deﬁned in Fig. 4.
The angular functions ~rIij and ~r
II
ij are normalized (Rice et al., 1990) such that at the interface h = 0 and the
traction reduces toryy þ iryx ¼ Kr
ieﬃﬃﬃﬃﬃﬃﬃ
2pr
p : ð2ÞThe index e is deﬁned bye ¼ 1
2p
ln
1 b
1þ b
 
; ð3Þwhere b is one of the Dundur’s elastic mismatch parameters and is related to the shear modulus l = E/
2(1 + m). With j = 3  4m for plane strain b takes the following form:b ¼ l1ðj2  1Þ  l2ðj1  1Þ
l1ðj2 þ 1Þ þ l2ðj1 þ 1Þ
: ð4ÞIn Eq. (1) the complex stress intensity factor is given by K = K1 + iK2 with K1 and K2 analogous to the con-
ventional stress intensity factors KI and KI. However, in interfacial fracture mechanics, the tensile and shearing
modes are inseparably coupled due to the elastic mismatch when e is not zero. The mode mixity, a measure of
shear relative to tension at the interface, can be deﬁned bytanw ¼ ImðKL
ieÞ
ReðKLieÞ ; ð5Þwhere L is a ﬁxed length for a material pair (Rice, 1988; Shih, 1991).
Instead of the complex stress intensity factor K, the driving force to propagate an interface crack can also
be represented by the energy release rate G which is given byG ¼ 1 b
2
EH
jKj2; ð6Þwhere1
EH
¼ 1
2
1
E1
þ 1
E2
 
: ð7ÞHere E ¼ E=ð1 m2Þ for plane strain. In a form similar to the stress in Eq. (2) the relative displacement of the
crack surfaces is asymptotically speciﬁed by the complex stress intensity K,d ¼ dy þ idx ¼ 1ð1þ 2ieÞ coshðpeÞ
4Krie
E
ﬃﬃﬃﬃﬃ
2r
p
r
: ð8Þ
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the complex stress intensity K, or equivalently, the energy release rate G plus the mode mixity w. In this paper
we choose the latter pair of parameters to characterize the driving force for delamination in patterned ﬁlms.
The boundary value problem is solved using the ﬁnite element model described in the following section.
3. Finite element model
Fig. 5 shows the representative geometry of the thin ﬁlm structure studied in our work. It has one patterned
ﬁlm under blanket ﬁlms. The shaded areas are two semi-inﬁnite copper plates with a thickness h and a gap w
between them. The copper plates are embedded in low-k dielectric with low-k of thickness h1 beneath them.
The patterned ﬁlm is capped by a layer of thickness hc, and on top of it is the second layer of low-k of thickness
h2. A delamination of length 2a is inserted between the cap and the low-k dielectric above. When the second
low-k layer is deposited and before it is patterned, the whole structure has undergone a thermal excursion from
a high temperature of deposition to room temperature. It is noted that in addition to the cap there are Ta
based liners enclosing the wiring lines to prevent the copper atoms from diﬀusing into the dielectric (Edelstein
et al., 2001). The liners are thin compared to the lines. To examine the delamination between low-k and cap it
suﬃces to include the cap layer and neglect the liners. Unless stated otherwise the dimensions used in the cal-
culations are h = 1 lm, h1 = h, h2 = 2h, hc = h/5 and w = h. The Young’s modulus E, Poisson’s ratio m and
coeﬃcient of thermal expansion (CTE) are listed in Table 1, where SiCN is an insulator for the cap. For
the low-k and SiCN material pair one has b = 0.23 and e = 0.076.
Three levels of ﬁnite element meshes are constructed to discretize the geometry. At the ﬁrst level a struc-
tured mesh of eight-node quadratic elements is used for the substrate and each blanket ﬁlm in Fig. 6(a).
To simulate a thick substrate its length and width are chosen to be at least 80 times the total ﬁlm thickness,
gap spacing or delamination size. The cut-out region in Fig. 6(a) is reﬁned by an unstructured mesh of six-
node triangular elements as shown in Fig. 6(b). At this level the gap between the copper plates has been
included while the crack region is reﬁned at the next level in Fig. 6(c) using unstructured six-node triangular
elements. The region in the last level contains the inter-level dielectric (ILD), the cap and the delamination in
Fig. 6(c). It can be placed at any location along the low-k and cap interface so that the position of the
delamination can be varied relative to the gap. In Fig. 6(c) a ring of triangular elements are concentrated
at the crack tip and their mid-side nodes are shifted to the quarter points to capture the 1=
ﬃﬃ
r
p
singularity
in strain. Mesh generation is automated in the commercial ﬁnite element package ANSYS by programmingo
x
w
h2
h1
hc
h
2a
substrate
Fig. 5. Geometry of patterned underlayer and delamination.
Table 1
Thermo-mechanical properties of materials
Material E (GPa) m CTE (ppm/C)
Si 169 0.28 3
Cu 130 0.34 16.5
SiCN 100 0.3 3
Low-k 10 0.3 11
Substrate
Substrate
Cap
Crack
ILD
a b
 c
Fig. 6. Finite element meshes: (a) mesh at global level, (b) local mesh in global one and (c) mesh for interfacial crack.
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delamination.
The interest of our study is to examine the delamination during BEOL processing. The driving force comes
from the thermal mismatches between all the materials in the structure when temperature changes from depo-
sition at 400 to 25. In our calculations the rigid body motion is removed by constraining the external bound-
aries of the ﬁnite element model except the top surface. In our calculations all the elements are in plane strain
and the thermal expansion coeﬃcient of each material is speciﬁed as the diﬀerence between the material and
silicon.
To compute the energy release rate G a modiﬁed crack surface displacement method (Matos et al., 1989) is
used. Eliminating K from Eqs. (8) and (6) one hasln jdj ¼ ln 4
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2
pð1þ 4e2Þ
G
EH
s" #
þ 1
2
ln r; ð9Þwhere the connection 1  b2 = 1/cosh2(pe) has been used. Therefore, when the crack surface displacements are
solved from the ﬁnite element calculation, one can obtain the energy release rate by ﬁtting the logarithmic d vs.
r data points in the K-controlled zone at the crack tip.
From Eq. (5) the relation between the phase angle w of mode mixity and that of K isw ¼ tan1 K2
K1
þ e ln hc; ð10Þwhere the cap thickness hc is used for the length L. From Eq. (8) for the crack surface displacement one hastan1
dx
dy
¼ tan1 K2
K1
þ e ln r  tan1 2e: ð11Þ
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dy
þ e ln hc
r
þ tan1 2e; ð12Þwhich is used to compute the phase angle of mode mixity from the ﬁnite element results of the crack surface
displacements.
4. Numerical results
First it is noted that for a blanket ﬁlm stack the energy release rate for any interfacial defect is zero, because
the thermal mismatch only generates biaxial stress in the defect plane and no strain energy can be released by
delamination. Indeed when a delamination is placed away from the gap in our model, the energy release rate
obtained from the ﬁnite element calculation is zero. In contrast, when the ﬁlm is patterned, such that a gap
exists between the copper plates as in the model, there is a driving force for delamination. By varying the size
of the crack at the low-k and cap interface and changing the location of the crack, it is found that the worst
case occurs when the crack is within the gap. At other positions the energy release rate is lower or the crack
closes. All the results presented in the paper are for a crack centered at the gap and for the right crack tip.
It is well known that the energy release rate depends on the crack size. For example, the exact solution was
solved (Rice and Sih, 1965) for a crack of size 2a at the interface of two inﬁnite mediums. The solution for K
and G are, respectively,K ¼ rð1þ 2ieÞ ﬃﬃﬃﬃﬃpap ð2aÞie; ð13Þ
G ¼ ð1 b
2Þð1þ 4e2Þ
EH
pr2a: ð14ÞIt is noted that the energy release rate increases to the square of the stress normal to the interface and it is
linear in the crack length 2a. In a patterned ﬁlm the energy release rate also depends on the crack length as
shown in Fig. 7. When the underlayer pattern is ﬁxed, for example, the curve for w/h = 1, the energy release
rate increases initially with the crack length, peaks at some length, decreases and climbs up to a steady state
value at large crack lengths.
It is noted that for a small crack the results for the energy release rate agree with Eq. (14) when the local
stress normal to the low-k and cap interface at the center of the gap is used. As the delamination grows the
energy release rate increases. It peaks when the crack tip approaches the copper underlayer. This is because
copper has the largest CTE in all the materials and it is stiﬀ such that the stress concentrates at the triple junc-
tion of copper, cap and low-k dielectric, resulting in a high energy density.Fig. 7. Energy release rate as a function of delamination for diﬀerent gap width.
Fig. 8. Variation of the angle of mode mixity for the right tip of interfacial crack.
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gap. In particular, the peak value of the energy release rate is lower for small or large gap width. It is max-
imized at some intermediate gap spacing. It is noted that the steady state energy release rate also depends on
the gap width. Indeed, the steady state value Gss is simply determined by the diﬀerence of strain energy far
ahead of the crack, U1 and that at the center of the gap, U2. The former energy, U1, is independent of the
gap width. It is the sum of the strain energy per area for each ﬁlm in the blanket state. The latter strain energy,
U2, at the center of the gap, depends on the gap spacing. When the temperature decreases, copper shrinks. The
copper plates pull the low-k material in the gap. The larger the gap spacing, the smaller the energy stored and
the smaller U2. This leads to the larger steady state value with the larger gap width from the diﬀerence
Gss ¼ U 1  U 2.
For each curve in Fig. 7 the corresponding phase angle of mode mixity is plotted in Fig. 8 as a function of
crack length. It is noted that the mode mixity varies signiﬁcantly with delamination length. By the deﬁnition of
the mode mixity the angles in the ﬁrst and fourth quadrants indicate crack opening with positive and negative
shear, respectively. Those angles in the second and third quadrants mean that the crack closes. In Fig. 8 all the
curves starts with opening crack and positive shear at small delamination length. As the delamination grows
the shear becomes negative. It is noted that the phase angle at very small crack length degenerates to the case
of the exact solution (Rice and Sih, 1965). At large crack length the phase angle is less than 90, indicating
that the crack closes. A more sophisticated model may include surface contact, which will decrease the driving
force for delamination. Since our focus is to ﬁnd the worst case of the maximum driving force in pattern ﬁlms,
the calculations can be simply stopped when the phase angle is less than 90 as indicated by solid circle data
points shown in Figs. 7 and 8. In all the subsequent ﬁgures the energy release rates are plotted only up to the
point when crack closure occurs.
5. Deformation analysis
Before undertaking parametric studies to examine pattern eﬀects on delamination, it is useful to analyze the
deformation of patterned ﬁlms and conﬁrm the modeling by experimental techniques. It also helps to under-
stand the remarkable pattern dependence of the energy release rate in Fig. 7 and the mode mixity in Fig. 8.
The analysis of the deformation is for the same structure in Fig. 5 and the mesh in Fig. 6, except that there
is not an interface crack. Fig. 9 shows the deformation of the patterned ﬁlm structure at room temperature.
The deformed shape is magniﬁed by 20· of the displacements, and on it the contour of von Mises stress is
plotted. It is obvious that there is a stress concentration at the triple junction of copper, low-k and cap. It
is remarkable that the cap bends concavely towards the substrate. This is from the thermal mismatch of cop-
per that generates horizontal force that stretches the cap and bends it down, resulting in a tensile interfacial
.002107
265.07
530.138
795.205
1060
1325
1590
1855
2121
2386
Fig. 9. Deformed shape and von Mises stress contour.
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the cap, it is interesting to see if a measurement of surface proﬁle gives the same result. A test structure similar
to Fig. 5 but with more patterned ﬁlms below the top blanket low-k ﬁlm is fabricated. Atomic force micros-
copy (AFM) is used to scan the surface of the top blanket ﬁlm. The proﬁle obtained in Fig. 10 clearly shows
the trough between two stacked copper pads, and validates the prediction by the ﬁnite element model.
Fig. 11 shows the stresses at the top low-k and cap interface. Because of symmetry only half of the interface
to the right of the gap center (x/w > 0) is considered in our discussion. Between the copper pads (jx/wj < 0.5),
the interface is in tension because the cap is pulled down by the patterned layer below. As the location moves
from the gap to the copper pad, the normal stress changes from tension to compression. At some place on the
interface there exists high compression and the normal stress increases to values of small tension and levels oﬀ
to zero stress far away from the gap. With such a variation of the stress on the interface it is not surprising that
the energy release rate varies with the crack length as shown in Fig. 7. In contrast to the normal stress, the
shear stress changes from negative to positive shear inside the gap (0 < x/w < 0.5), and then follows the same
trend of variation as the normal stress. It is noted that the mode mixity variation with the crack length in
Fig. 8 correlates with the shear stress in Fig. 11. As the crack grows into the copper plate, the shear stress
decreases quickly from positive to negative values, leading to the decreasing phase angle in Fig. 8. When
the crack is within the gap, the phase angle of mode mixity ﬁrst deceases and then increases due to the sign
change in the shear stress.Fig. 10. Surface proﬁle scanned by AFM measurements.
Fig. 11. Stresses on interface of low-k and cap.
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In this section other important aspects of the pattern are investigated to determine their eﬀects on the
delamination, ﬁrst by changing the properties of the low-k materials and then by examining more patterned
layers.
As stated in Section 1, the semiconductor industry is pursuing lower and lower dielectric constant insulator
to reduce RC, which is often attained by compromising mechanical properties. It is of interest to see how the
driving force for delamination changes for decreasing ILD modulus. Fig. 12 shows the eﬀect of decreasing
modulus of low-k dielectric on the energy release rate when the ﬁlm structure is ﬁxed. The peak of the energy
release rates shifts higher as the modulus decreases. The maximum values occur at 2a/h = 0.88 when the crack
is close to the copper edge. It is noted that w/h is ﬁxed at 1 in Fig. 12. If the gap spacing w changes, the peak
will occur at a diﬀerent crack length, such as shown in Fig. 7.
It is noted that the biaxial stress in a blanket ﬁlm directly on a substrate is given by r ¼ eEDaDT , whereeE ¼ E=ð1 mÞ is the biaxial modulus, Da is the CTE mismatch between the ﬁlm and the substrate, and DT
is the temperature change. Therefore, in the calculations for Fig. 12, when all the material properties are kept
constant as in Table 1 except the modulus of low-k material, one ends up with decreasing biaxial stress with
lower modulus. The corresponding biaxial stress is listed in Fig. 12. In another set of calculations, the biaxialFig. 12. Eﬀect of reducing low-k modulus.
1716 X.H. Liu et al. / International Journal of Solids and Structures 44 (2007) 1706–1718stress is kept constant at 43 MPa by increasing CTE simultaneously with decreasing modulus. The results
obtained are plotted in Fig. 13. By comparing Figs. 13 with 12, it is obvious that increasing CTE, or
equivalently, increasing the ﬁlm stress of the low-k dielectric, raises the peak of the energy release rate.
In addition to the material properties of the low-k the other important aspect to consider is the increasing
number of BEOL levels. Modern CMOS microprocessors, as shown in Fig. 1, have many levels of metal wir-
ing. It is expected that the energy release rate will increase if the underlayers are stacked in such a way that
causes more deformation to the overlayer. To examine this eﬀect more underlayers are added to the structure
in Fig. 5. Two cases are illustrated in Fig. 14. In one case, a blanket level is inserted below the patterned one
(see Fig. 14(a)). The additional level includes a blanket low-k ﬁlm of thickness h1 + h and a cap of the same
thickness hc as the level above. In the other case two identical patterned levels are stacked (see Fig. 14(b)).
Another mesh similar to that for one patterned layer has been developed for both cases. Fig. 14(a) can be
recovered from Fig. 14(b) by replacing copper in the bottom level of Fig. 14(b) with low-k material. In both
cases the delamination is assumed to be between the top dielectric ﬁlm and the cap. The mesh reﬁnement fol-
lows the same schemes as in Fig. 6.
Fig. 15 shows the energy release rate of three diﬀerent cases of patterned ﬁlms as illustrated in Figs. 5 and
14(a) and (b). Compared to one patterned level (curve C) the energy release rate is larger in both cases of two
levels of underlayers (curves A and B). It is noted that adding a patterned level increase the energy release rate
more than adding a blanket one. This is because the copper plates in the patterned layer generate more stress
and bending deformation in the top layer. Consequently, for the structure of two patterned underlayers, the
crack closure occurs at a larger crack length.Fig. 13. Eﬀects of reducing modulus and increasing CTE.
w
2a
substrate
h1+h
hc
w
2a
substrate
h1
hc
h
a b
Fig. 14. Structures with more underlayers of (a) additional blanket low-k and cap ﬁlm, (b) more patterned low-k and cap layer.
Fig. 15. Eﬀect of more underlayers on energy release rate. Curves A and B are for geometry in Fig. 14(a) and (b), respectively. Curve C is
for geometry in Fig. 5.
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For a stack of blanket ﬁlms, there is no driving force at all for delamination, because there is no interfacial
stress and no energy is released as the interfacial defect size changes. However, when there exists a patterned
underlayer, the thermal mismatch between the materials generates an interfacial stress and driving force for
delamination. The driving force for delamination strongly depends on the pattern underneath.
In our model of patterned ﬁlms, the cap and the top layer are pulled down by the copper plates separated by
a dielectric gap. The deformation has been conﬁrmed by AFM measurements. It is noted that the energy
release rate is highly localized. It maximizes when the delamination from the center of the gap approaches
the copper pad, but drops quickly as the delamination runs into the pad. The peak of the energy release rate
depends on the gap spacing between the copper plates. The mode mixity varies signiﬁcantly as the delamina-
tion propagates. It is predominantly under tension when the delamination is at the gap center, but becomes
shear dominated as the delamination grows. On the interface of the top low-k dielectric and the cap, the shear
stress changes sign and the normal stress becomes compressive as the distance to the gap center increases, indi-
cating that the interfacial crack will arrest on the copper plate. The eﬀects of lower modulus, higher CTE and
larger ﬁlm stress of low-k materials are found to increase the energy release rate. Multiple levels of patterned
ﬁlms also raise the energy release rate.
In all the results from our calculations, the energy release rate is less than 1 J/m2. This is a small driving
force for delamination compared to the adhesions of BEOL materials which are typically a few J/m2. Never-
theless, if an interface is contaminated chemically during any unit process, delamination can occur during
BEOL fabrication. It is noted that the delamination considered in this paper grows from the gap to the copper
plate. The other direction of delamination propagation can be out of the paper plane, resulting in an interfa-
cial tunneling crack. Since the interfacial stress due to the pattern is highly localized, the driving force for the
tunneling crack is lower than the channeling crack that has been discussed in Section 1. It is concluded that the
residual stress in BEOL structures is not the dominant driving force for delamination in the test of thermal
cycles of packaged chips. Instead, it comes from the stress concentration induced by packaging at the corners
and edges of chips.
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